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Abstract—An universal digital PFC current-sensorless controller 
based on the control of the estimated current is presented. 
Parasitic elements cause a small difference between the measured 
input voltage and the voltage across the inductance in a boost 
converter, which must be taken into account to estimate the input 
current in a sensorless PFC digital controller. The article 
proposes a digital feedback control that cancels the time 
difference between DCM operation time of the real input current 
(TinDCM) and the estimated current (TrebDCM) to compensate for 
the deviation caused by the parasitic elements, and so minimize 
the current estimation error. Experimental results, obtained 
using a boost PFC converter under different conditions, are 
shown for verification purposes 
Keywords- Digital control, power factor correction, sensorless 
control, digital error compensation, feedback loop, universal PFC 
controller. 
I.  INTRODUCTION  
Since the complexity of analog-to-digital conversion 
(ADC) of the current is greater than in the case of the voltage 
conversion, current sampling in digitally-controlled high-
frequency switched-mode power supplies is an issue that has 
received many authors' attention. A resistive sensor is the most 
adopted solution for current sampling. The power dissipated by 
this resistor causes a hot spot in the converter, as is shown in 
Fig. 1. The first criteria in determining the resistor’s value is 
often the gain of the amplifier stage (Fig. 2) [1]. Furthermore, 
the current ADC must have a high bandwidth, increasing the 
cost in comparison with the voltage ADCs. Focused on 
proposing cost-effective solutions without losing performance, 
current estimation techniques based on voltage measurements 
are presented in [2-4] and [5] for single-phase and multiphase 
converter applications respectively. For PFC applications, 
approaches like [6-13] propose the elimination of the 
traditionally required analog-to-digital conversions. Different 
authors have presented approaches for Boost sensorless PFC 
controllers [10-13] where parasitic elements are measured and 
taken into account in the controller to compensate for their 
effects. This work is based on [6, 7] where the input rebuilding 
concept is used. The variable volt-seconds (vsL) across the 
inductance is estimated in each switching period, and  a small 
error (current estimation error) per switching period 
accumulated over the half line cycle, causes current distortion. 
The aim of this paper is to study the influence of the parasitic 
elements and proposes a feedback control to compensate for 
the unmeasured volt-second estimation error.  
This paper is organized as follows. The influence of the 
parasitic elements in a PFC boost converter with current 
rebuilding controller [6, 7] is studied in Section II. Section III 
discuses the compensation of this parasitic elements. Section 
IV presents an auxiliary circuit for the DCM detection that is 
This work was supported by the Spanish Ministry of Science TEC 
FEDER 2011-23612 
 
(a)  
 
 
(b) 
 
Figure 1. (a) PFC converter with current sensor. (b) Thermal image at 
full load. 
used in a new feedback correction of the estimation error, 
presented in Section V. Experimental results are presented in 
Section VI for a 1 kW Boost converter under different input 
voltage and power load, finalizing with conclusions. 
 
Figure 2. (a) Typical PFC scheme with digital control with current sensor. 
(b) Analog to digital conversion circuit of the input current. 
II. INFLUENCE OF THE PARASITIC ELEMENTS IN CURRENT 
ESTIMATION 
Nonlinear-carrier (NLC) control technique [14] is used in 
this digital controller. The carrier signal and the variable 
estimated, the (rebuilt) input current iinreb, are compared to 
define the duty cycle in each switching period. The average 
rebuilt current in each switching period follows the input 
voltage. The current estimation error due to drive signal’s delay 
effect is analyzed in [6] and a feed-forward compensation is 
presented in [7] for a Boost converter. Figure 3 shows the 
diagram of a boost converter with the most relevant parasitic 
elements whose effect is not taken into account in the feed-
forward compensation. 
 
 
Figure 3. Top: Boost converter. (b) Boost converter diagram with 
parasitic elements 
The digital input and output voltages, vinadc and voadc, are 
used to estimate the input current. According to Fig. 3 and 
considering the ADC conversion bin, qADC, ideally identical for 
the input and output voltages (qADC=1 V/bit), the expressions 
that define inductor current (iin) variation during ON (ion) and 
OFF (ioff) state are (1) and (2), respectively. 
∆݅௢௡ ൌ ௩೔೙ೌ
೏೎ି௥ಽ௜೔೙ି௥೏ೞ೚೙௜೔೙
௅ ݀ ௦ܶ௪   (1)	
∆݅௢௙௙ ൌ ௩೔೙ೌ
೏೎ି௥ಽ௜೔೙ି௏ಷವି௩೚ೌ೏೎
௅ ሺ1 െ ݀ሻ݀ ௦ܶ௪ , (2) 
where rL is the equivalent series resistor of the inductor, VFD is 
the diode conduction voltage, rdson is the on-state MOSFET 
resistor, d represents the duty cycle and Tsw the switching 
period. The average voltage drop in the parasitic elements in 
each switching period Tsw, is: 
〈ݒ௣௔௥〉 ೞ்ೢ ൌ െݎ௅݅௜௡ െ ݎௗ௦௢௡݅௜௡݀ െ ிܸ஽ሺ1 െ ݀ሻ, (3) 
The duty cycle command in the NLC control is given by 
d = 1 - vin/vo, so (3) can be rewritten as: 
〈ݒ௣௔௥〉 ೞ்ೢ ൌ െݎ௅݅௜௡ െ ݎௗ௦௢௡݅௜௡ ൬1 െ
ݒ௜௡
ݒ௢ ൰ െ ிܸ஽
ݒ௜௡
ݒ௢ ൌ	
ൌ െ ൤ቀݎ௅ ൅ ݎௗ௦௢௡ െ ݎௗ௦௢௡ ௩೔೙௏೚ ቁ
௉಺ಿ
௏಺మಿ
൅ ௏ಷವ௏೚ ൨ ݒ௜௡ , (4) 
being VIN the rms input voltage, PIN the average input power 
over the utility period, and neglecting the output voltage ripple 
(vo = Vo). To simplify the analysis only the effect of rL is 
considered, because for a boost converter rL is the parasitic 
element which affects in the whole switching period (rdson only 
during ON time and VFD in the OFF time). Therefore, the 
average parasitic voltage drop in each switching period Tsw can 
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Figure 4. Current waveforms (a) simulated current waveform. (b) 
Experimental current waveforms illustrating the operation of the sensorless 
Boost PFC without compensation of the parasitic elements. 
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be approximated as: 
〈ݒ௣௔௥〉 ೞ்ೢ ≅ െ ൤ݎ௅ ௉಺ಿ௏಺మಿ ൨ ݒ௜௡  (5) 
The volt-second deviations caused by the parasitic elements 
depend on the components/devices used in the converter, the 
temperature, the switching frequency, etc; which in turn varies 
with the power (PIN). 
Input rebuilding concept is presented in [6] and [7]. 
Neglecting the influence of parasitic elements, (6) and (7) are 
the equations implemented in the digital device to estimate de 
input current. 
∆݅௜௡௥௘௕,௢௡ ൌ ௩೔೙ೌ
೏೎
௅ ݀ ௦ܶ௪   (6)	
∆݅௜௡௥௘௕,௢௙௙ ൌ ௩೔೙ೌ
೏೎ି௩೚ೌ೏೎
௅ ሺ1 െ ݀ሻ݀ ௦ܶ௪, (7) 
It can be observed that the average voltage across the 
inductor from (1) and (2) <vpar>Tsw, is lower than the estimated 
in (6) and (7). This small error is accumulated in each 
switching period over the half-line cycle resulting in low power 
factor. Since iin is lower than the estimated iinreb, the voltage 
loop increases iin and iinreb to assure the expected output power. 
Figure 4.a analyzes the cases where the estimated volt-seconds 
across the inductor are lower than the actual ones due to non-
compensated parasitic effects. The variables i+in, i-in, and 
<iin>Tsw represent the peak, valley and average values of iin in 
each switching period, respectively; while i-inreb represents the 
estimated valley value of the input current calculated in each 
switching period. The estimation error is accumulated 
throughout the utility period. Fig. 4.b shows the 
correspondence between the simulated and measured input 
currents. In this situation, it can be observed that iin operates in 
DCM longer than iinreb. 
III. DIGITAL COMPENSATION OF THE PARASITIC EFFECTS 
To compensate the volt-seconds estimation error, the 
proposed control introduces a digital signal vdig to modify the 
estimated voltage drop in the inductor. Two alternatives are 
analyzed in this work. The first one decreases vinadc and the 
second one increases voadc. 
A. Modifying the input voltage value, vinadc 
With vdig signal, the digital value that emulates the input 
voltage vinadc is decreased, resulting in vinadc* that is used to 
rebuild the input current in equations (6) and (7), substituting 
vinadc by vinadc*, and voadc is not modified 
ݒ௜௡௔ௗ௖∗ ൌ ݒ௜௡௔ௗ௖ െ ݒௗ௜௚   (8) 
The value of vdig that compensates the parasitic elements 
effects is obtained from (5)  
ݒௗ௜௚ ൌ ൤ݎ௅ ௉಺ಿ௏಺మಿ ൨ ݒ௜௡   (9) 
With this option, vdig has to be a proportional to the input 
voltage, vin. Assuming a pure sinusoidal input voltage	ݒ௜௡ ൌ
√2 ூܸேݏ݅݊ሺ߱ݐሻ, total parasitic elements effect is compensated if 
the digital control introduces a digital signal ݒௗ௜௚ ൌ
ௗܸ௜௚ݏ݅݊ሺ߱ݐሻ whose amplitude, Vdig is given by (10). 
ௗܸ௜௚ ൌ ൤ݎ௅ ௉಺ಿ௏಺మಿ ൨ √2 ௜ܸ௡   (10) 
This proposal includes the case in which vinadc* is fully 
synthesized by the digital circuit and its amplitude is controlled 
to compensate the effect of the parasitic elements. 
B. Modifying the output voltage value, voadc 
In this second option, the digital value that emulates the 
output voltage voadc is increased, resulting in voadc* that is used 
to rebuilt the input current in equations (6) and (7), and vinadc is 
not modified. 
ݒ௢௔ௗ௖∗ ൌ ݒ௢௔ௗ௖ ൅ ݒௗ௜௚   (11) 
The average compensation voltage vdig, in each switching 
period Tsw, is given by (12) for the PFC boost converter 
operating in (CCM) with NLC control, d =1- vin /vo: 
〈ݒௗ௜௚〉 ೞ்ೢ ൌ െݒௗ௜௚ሺ1 െ ݀ሻ ൌ െݒௗ௜௚ ௩೔೙௏೚  (12) 
The value of vdig that compensates the parasitic elements 
effects is obtained comparing (5) and (12): 
ݒௗ௜௚ ൌ ௏೚௥ಽ௉಺ಿ௏಺మಿ    (13) 
With this alternative, parasitic elements effect can be 
compensated with a constant value (vdig=Vdig). In comparison 
with the first alternative, this compensation is not dependent on 
the input voltage waveform and therefore is robust in presence 
of input voltage distortion. Furthermore, no zero crossing 
detector circuit and phase-locked loop are needed, so the 
complexity of the control algorithm is lower. Due to that, this 
second option is the implemented in the digital controller. 
Figures 5 and 6 show the current waveforms under input 
voltage distortion with a THDv=5% for both alternatives. The 
behavior of the first alternative is shown in Fig. 5. Current 
estimation error; iinerror represents the difference between the 
valley value of iin in each switching period (i-in), and i-inreb 
(valley value of the calculated input current in each switching 
period). Current waveforms modifying the output voltage value 
are presented in Fig. 6 
 
Figure 5. Current waveforms over a half-line cycle modifying the input 
voltage value. Top: Simulated current waveforms for the real and rebuilt input 
currents.. Bottom: Current estimation error. 
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Figure 6. Current waveforms over a half-line cycle modifying the output 
voltage value. Top: Simulated current waveforms for the real and rebuilt input 
currents.. Bottom: Current estimation error. 
IV. DISCONTINUOUS CONDUCTION AUXILIARY DETECTION 
CIRCUIT 
As it has been shown in Fig. 4, the time in which 
discontinuous conduction mode (DCM) occurs is a parameter 
that enables the detection of discrepancy between iinreb and iin . 
In the case shown in Fig. 2, this time is TinDCM for iin, while it 
is nearly zero for iinreb. 
An auxiliary circuit that is capable of determining the 
converter mode of operation (CCM o DCM) is presented in 
this work. Figure 7 shows the hardware architecture (Fig. 7a) 
and the circuit behavior (Fig. 7b). A digital signal DCMiin, 
indicates the converter operating mode by its logic level (e.g., 
DCMiin = ‘0’ for CCM operation and DCMiin = ‘1’ for DCM 
operation). This circuit, similar to the one described in [15] 
and [16], compares the output voltage vo, with the MOSFET 
drain-to-source voltage vds, adapted with two equal resistor 
dividers (Rds1 = Ro1, Rds2 = Ro2), with an analog comparator. In 
CCM operation vds = vo + VFD, (VFD is around 2 V and vo ≈ 
400 V) during the whole OFF time, but this is not true in DCM 
operation. Assuming that both MOSFET and power diode are 
ideal, drain-to-source voltage vds adopts the value of input 
voltage as soon as input current iin reaches zero. But the 
inherited parasitic elements of the power switches cause 
oscillations in the drain-to-source voltage around vin [17]. 
The comparator output signal x1, is registered at the 
beginning of the switching period using the on/off signal rising 
edge, that is internally available in the digital device. If x1 is 
high at this sample instant, the boost converter is operating in 
DCM (DCMiin = ‘1’). Conversely, if sampled x1 is low, the 
converter is operating in CCM (DCMiin = ‘0’). 
In the case of the digitally rebuilt input current iinreb, a 
signal indicates if iinreb=0 at the beginning of the switching 
period (DCM operation is estimated and DCMiinreb = ‘1’) or 
not (CCM operation is estimated and DCMiinreb = ‘0’) as is 
presented in [7]. 
 
 
 
Figure 7. DCM condition detection auxiliary circuit for the real input 
current. Top: Hardware architecture. Bottom: Circuit waveforms.  
 
V. FEEDBACK COMPENSATION OF THE DISCONTINUOUS 
CONDUCTION MODE TIME DISCREPANCY 
The previous works [10-13], which also avoid the input 
current measurement, propose a PFC digital control that 
includes the measurement of the parasitic elements (rL, VFD, 
rdson) and applies a duty cycle command d, according to these 
elements. But parasitic elements influence change with the 
temperature, frequency and the components used in the PFC 
converter. Discontinuous conduction mode (DCM) appears 
near the input line zero crossings and the time difference 
between the DCMiin and DCMiinreb events, eDCM, is related to 
the current estimation error and the reduction of the power 
factor. Figure 8 shows the simulation waveforms for different 
values of Vdig. An overcompensation of the parasitic elements 
influence is presented in Fig. 8.a, where (14) is not fulfilled and 
ௗܸ௜௚ ൐ ிܸ஽ ൅ ௢ܸݎ௅ ூܲே ூܸேଶ⁄ . In this case, iinreb < iin, over the half 
line cycle, so the output voltage is higher than the expected one 
and the voltage loop decreases iin and iinreb to set output voltage 
at the reference value. As a result, TinDCM is lower than TrebDCM. 
On the other hand, if ௗܸ௜௚ ൏ ிܸ஽ ൅ ௢ܸݎ௅ ூܲே ூܸேଶ⁄ , the parasitic 
elements effect is not totally compensated. Due to that, iinreb > 
iin, over the half line cycle and TinDCM is higher than TrebDCM, as 
is presented in Fig. 8.b. The total compensation is achieved if 
(14) is fulfilled. This case is presented in Fig. 8.c, where the 
DCM times are matched, TinDCM = TrebDCM, and consequently 
the current estimation error is cancelled, iinerror ≈ 0. 
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Figure 8. Simulation results for different values of Vdig. (a) Situation with 
volt-second overcompensation. (b) Situation with volt-second 
undercompensation. (c) Situation with correct volt-second compensation. 
 
 
Figure 9. Block diagram of the proposed controller 
 
To obtain a universal PFC controller that compensates any 
parasitic elements influence, the proposed control is a low 
frequency feedback loop that sets the value of the digital signal 
vdig, presented in the Section III (modifying the output voltage 
digital value voadc* = voadc + vdig) to compensate the parasitic 
elements effect up to the point where the difference between 
the DCM time of iin, and iinreb, (TinDCM) and (TrebDCM), 
respectively is cancelled. In the proposed controller, eDCM is the 
input of the PI compensator, which adjusts the value of the 
signal vdig until the DCM times matches, i.e. eDCM=0. In this 
case, the current estimation error is eliminated, assuring a high 
power factor. The sample period of this PI compensator (Ts) is 
selected higher enough than the output voltage loop response 
(TVL) to compensate for the difference between TinDCM and 
TrebDCM without interfering with the PFC outer loop. A block 
diagram of the proposed controller is shown in Fig. 9. 
The compensation of the parasitic elements influence is 
presented in section III considering only rL. Taking into 
account all parasitic elements (rL, rdson and VFD), expression 
(13) can be rewritten as 
ݒௗ௜௚ ൌ ிܸ஽ ൅ ௏೚௉಺ಿ௏಺మಿ ቂݎ௅ ൅ ݎௗ௦௢௡ ቀ1 െ
௩೔೙
௏೚ ቁቃ , (14) 
The on-state MOSFET resistor rdson, introduces a variable 
component in (14) over the half line cycle. The proposed DCM 
times error feedback loop tries to match DCM times with a 
constant digital signal vdig=Vdig despite not fulfilling (14) 
totally. Simulation results in steady-state operation are 
presented in Fig. 10 with parasitic elements values of rL = 0.3 Ω, VFD = 2.1 V and rdson = 0.5 Ω for a power load of 640 W. 
The current estimation error iinerror, over the half line cycle is 
shown in the graph located in the middle, and the harmonic 
content of iinerror is presented at the bottom (in blue) with the 
IEC 61000-3-2 class C limits (in red) for these power load. All 
the current harmonics are caused due to iinerror. Despite of using 
a constant value Vdig to compensate parasitic elements effect, it 
can be observed that the current harmonics limits are fulfilled 
and the simulated power factor value is 0.996.  
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Figure 10. Simulation results with the proposed feedback loop with 
parasitic elements values of rL = 0.3 Ω, VFD = 2.1 V and rdson = 0.5 Ω for a 
power load of 640 W. Top: Simulated current waveforms for the real and 
rebuilt input currents. Middle: Current estimation error. Bottom: FFT of the 
current estimation error waveform vs IEC 61000-3-2 limits. 
VI. EXPERIMENTAL RESULTS 
A 1 kW boost converter with the proposed digital feedback 
loop has been built and tested. The circuit scheme that 
corresponds to the experimental prototype is shown in Fig. 11. 
The output voltage reference is 400 Vdc with an input voltage 
ranging from 85 Vrms to 250 Vrms. The switching frequency is 
70 kHz. To demonstrate the universality of the controller with 
the feedback control, two different inductors have been built, 
and the results are achieved without modifying any parameter 
of the digital controller. The two inductors are shown in Fig. 
12. The first inductor has been built with a RM12-3C90 core, 
resulting in inductance L1= 1 mH and rL1 = 0.25 Ω. The second 
inductor has been built with a soft saturation Kool m core 
77071. In this case, the inductance L2=1.5 mH and rL2 = 0.35 Ω. The output capacitor C = 220 uF, the MOSFET and diode 
used to built the prototype were a IRFP27N60K from 
International Rectified ™ with rdson = 0,18 Ω and a IDH12S60 
from Infineon ™ with VFD = 1.7 V. The digital PFC controller 
and the feedback loop were described in VHDL and 
implemented on a XC3S200E field programmable gate array 
(FPGA) of Xilinx. A second order ad-hoc sigma delta ADC is 
used for the output voltage and a commercial TLV1572 serial 
10-bit ADC for the input voltage to obtain the voltage data. 
Figure 13 shows the main waveforms of the DCM condition 
detection circuit for the real input current with Rds1 = Ro,= 1.2 
MΩ and Rds2 = Ro2 = 9.31 kΩ. The digital signal, DCMiinreb 
changes to ‘1’ when the first DCM oscillation in the drain-to-
source voltage occurs. It can be seen how experimental and 
theoretical waveforms (Fig. 7) are in good agreement. 
 
 
Figure 11. Circuit scheme of the proposed digital controller. 
 
 
Figure 12. Inductors used in the experimental results, Left: L1= 1 mH 
(RM12-3C90 core, with rL1 = 0.25 Ω). Right: L2= 1.5 mH (soft saturation 
kool mu core 77071 with rL2 = 0.35 Ω)  
 
 
Figure 13. Experimental results for the DCM condition detection circuit 
for the real input current 
 
The experimental results in the steady state operation are 
shown in Figs. 14-17 for different input voltages (85 Vrms – 60 
Hz and 230 Vrms – 50 Hz), output power and both inductances 
(L1 and L2). It can be observed that sinusoidal input current is 
achieved and DCM times are matched. Power factor and Total 
harmonic distortion of the input current (THDi) values are 
listed in Table I for wide input voltage (from 85 Vrms – 60 Hz 
to 230 Vrms – 50 Hz) and output power ranges. 
Measured THDi values are a little higher with L1 than with 
L2. This is caused by the current dependent inductance of the 
inductor built with a soft saturation core [18]. The aim of using 
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this inductance in the proposed controller is to show the 
behavior of the controller under two different conditions. The 
use of L2 on one hand introduces a non-linear behavior that 
produces higher current distortion as the current increases and 
on the other hand keeps the CCM operation for a higher load 
range. Despite this aspect, the experimental results present high 
power factor values for all the tested conditions. 
The behavior of the sensorless PFC boost controller under 
different distorted input voltage is shown in Fig. 18. The time 
evolution of the eDCM value under a large load step down (970-
640 W) is shown in Fig. 19. After the error peak value which 
occurs when the load step is applied, the fine feedback 
compensation modifies the Vdig amplitude, cancelling the DCM 
times error reaching a steady state condition with eDCM=0 in 
around six seconds. 
VII. CONCLUSION 
An universal current sensorless controller for Boost PFC 
stages operating in CCM has been presented. Making the most 
of the digital control capabilities, the traditional current sensing 
analog circuit is substituted by a simpler circuit (two resistor 
dividers and a comparator) that detects DCM condition in the 
input current translating the pulsated drain-to-source voltage 
into a digital signal. With this circuit, an indirect measurement 
of the current distortion is obtained by comparing the actual 
and estimated DCM times.  
The effect of the parasitic elements in the input current 
estimation for sensorless power factor correction Boost digital 
controllers operating in CCM has been analyzed. In this case, 
this current estimation is carried out by measuring the input, 
output and MOSFET drain-to-source voltages.  
The error between the estimated and actual DCM periods 
close to the zero crossing of the input voltage is a key variable 
to accurately correct the error in the estimation of the input 
current and the consequent distortion. An auxiliary circuit 
detects DCM condition in the input current comparing drain-
to-source voltage with the output voltage during OFF-time. 
A new feedback loop generates a digital signal to 
compensate the parasitic elements influence, modifying the 
output voltage measurement used to estimate the input 
current, and minimizes this DCM time error. This feedback 
loop autotunes the value of the digital signal when the 
converter operates in a wide load or voltage range. With this 
feedback loop, parasitic element values do not need to be 
measured, and are compensated for automatically. The 
proposed current sensorless digital controller simplifies the 
design of PFC stages because it presents no dependence on its 
components. 
Experimental results show a boost PFC converter under 
different load conditions achieving high power factor with a 
reliable performance. 
 
Figure 14. Converter waveforms. VIN = 85 Vrms (60 Hz), PIN = 320 W, 
Vo = 400 Vdc, L1= 1 mH and rL1 = 0.25 Ω 
 
Figure 15. Converter waveforms. VIN = 85 Vrms (60 Hz), PIN = 320 W, 
Vo = 400 Vdc. L2=1.5 mH and rL2 = 0.35 Ω. 
 
 
Figure 16. Converter waveforms. VIN = 230 Vrms (50 Hz), PIN = 970 W, 
Vo = 400 Vdc. L1= 1 mH and rL1 = 0.25 Ω 
 
 
Figure 17. Converter waveforms. VIN = 230 Vrms (50 Hz), PIN = 970 W, 
Vo = 400 Vdc. L2=1.5 mH and rL2 = 0.35 Ω. 
 
TABLE I.  
POWER FACTOR AND THDI FOR DIFFERENT CONDITIONS 
 
 
 
Fig. 18. Experimental results with input voltage distortion  
 
Fig. 19. Experimental results. ݁஽஼ெ ൌ 0 time evolution under a 970 to 640 
W load step down.  
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L1 = 1 mH  L2 = 1.5 mH 
Vin PIN PF THDi PIN PF THDi 
250 Vrms 
970 W 0.999 5.6 % 970 W 0.995 10.5 % 
800 W 0.998 6.3 % 800 W 0.996 9.5 % 
645 W 0.997 6.8 % 645 W 0.997 8.5 % 
460 W 0.993 8.0 % 460 W 0.994 9.0 % 
230 Vrms 
975 W 0.999 4.6 % 970 W 0.995 10.5 % 
810 W 0.998 6.0 % 800 W 0.995 9.8 % 
650 W 0.998 6.0 % 640 W 0.996 9.1 % 
480 W 0.998 7.0 % 460 W 0.997 8.1 % 
180 Vrms 
825 W 0.999 4.8 % 820 W 0.994 10.5 % 
650 W 0.999 3.9 % 650 W 0.996 8.6 % 
485 W 0.998 5.0 % 485 W 0.997 7.1 % 
320 W 0.997 6.2 % 323 W 0.998 5.4 % 
120 Vrms 
495 W 0.999 4.1 % 497 W 0.995 9.8 % 
329 W 0.998 5.2 % 323 W 0.995 9.8 % 
158 W 0.989 12.8 % 159 W 0.990 10.0 % 
85 Vrms 
330 W 0.999 3.9 % 161 W 0.998 5.0 % 
161 W 0.998 5.3 % 336 W 0.996 9.0 % 
